


VER : 1A

ZQH SYSTEM BLOCK DIAGRAM

BOM P/N	Description



BOM Option Table

Reference	Description
IV@	for UMA only SKU
EV@	for Discrete Graphic only SKU
VRAM@	for different VRAM parts
*	do not stuff


ISL88731A Battery Charger P36	UP6111AQDD +1.05V P39	ISL62881HRZ-T +VGF_X_AXG P41
RT8206B 3V/5V P37	RT8207A +1.5V_SUS P40	HPA00835RTER +1.8V P43
ADP3212 CPU core P38	MAX8792ETD+T +VGPU_CORE P42	Discharger P43
RT9018A +1V P44		Thermal Protection P44

<http://hobi-elektronika.net>


Quanta Computer Inc.
PROJECT : ZQH

Size: Document Number: Rev 1A
Date: Monday, March 14, 2011 Sheet 1 of 35
Block Diagram

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus






CLK Enable








Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	Clock Generator	1A
Date:	Monday, March 14, 2011	Sheet 3 of 45



DPPLL_REF_SSCLK and DPPLL_REF_SSCLK# can be connected to GND on Arrandale directly if motherboard only supports discrete graphics. If motherboard supports integrated graphics but without eDP, these pins can also be connected to GND directly.

Layout Note: Place these resistors near Processor




Quanta Computer Inc.
PROJECT : ZQH

Size Document Number
AUBURNDAL 1/4

Date: Monday, March 14, 2011 Sheet 4 of 45 Rev 1A

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.

Quanta Computer Inc.
PROJECT : ZQH


Size	Document Number	Rev
	AUBURND 2/4	1A
Date:	Monday, March 14, 2011	Sheet 5 of 45

ARD:48A
CFD:52A



AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



1	H_VID0	R398	1K 4	
1	H_VID1	R397	1K 4	
1	H_VID2	R394	1K 4	
1	H_VID3	R396	1K 4	
0	H_VID4	R400	1K 4	
0	H_VID5	R401	1K 4	
1	H_VID6	R410	1K 4	
0	H_VID6	R402	1K 4	
1	H_DPRSPLVR	R403	1K 4	
0	H_PS#H	R415	1K 4	
0	H_PS#H	R418	1K 4	

Note:
 For Validating IMVP VR R6451 should be STUPF and R2N1 NO_STUFF

HFM_VID : Max 1.4V
 LFM_VID : Min 0.65V

Quanta Computer Inc.


PROJECT : ZQH

Size Document Number
AUBURND 3/4 (PWR)

Date: Monday, March 14, 2011 Sheet 6 of 45

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R128 ~3.01K_NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R125 ~3.01K_F_4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R127 ~3.01K
				CFG7 R126 ~3.01K_F_4

Quanta Computer Inc.
PROJECT : ZQH

Size Document Number
AUBURND4/4





Date: Monday, March 14, 2011 Sheet 7 of 45

Rev 1A

IBEX PEAK-M (DMI, FDI, GPIO)

AC-coupling CAP place close to PCH


IBEX PEAK-M (LVDS, DDI)



Quanta Computer Inc.
PROJECT : ZQH


Size	Document Number	Rev	
	IBEX PEAK-M 1/6	1A	
Date:	Monday, March 14, 2011	Sheet	8 of 45

RTC Circuitry




HDA_SYNC (PCH strap pin)

Internal weak pull-down
 VCCVRM=>+1.8V (default)
 external pull-up
 VCCVRM=>+1.5V




Note:
 SATA port2/3 may not be available on all PCH sku
 (HM55 support 3 port only)

HDA Bus








PCH SPI




PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC R489 330K_6 PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V R540 1K_4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V R532 1K_4 SPKR
HDA_DOCK# / GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 R184 1K_4 R146 10K_4
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	R129 1K_4 R122 1K_4 R133 1K_4 R131 1K_4
GNT2# / GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10> PWM_SELECT# R158 1K_4
GNT3# / GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<10> PCI_GNT3# R421 10K_4
NV_ALE	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE R202 1K_4
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE R206 1K_4
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	SSV_GPIO8 R204 10K_4 +3V_S5 R203 1K_4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	CR_WAKE# R244 1K_4 +3V_S5
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> PCH_GPIO27 R221 10K_4



BOARD_ID1	Not Defined
BOARD_ID2	High = 80port output to LPC Low = 80port output to PCI
BOARD_ID3	High = Reserved Low = Reserved (Default)



Quanta Computer Inc.

PROJECT : ZQH

Size: **IBEX PEAK-M 3/6**


Document Number: **IBEX PEAK-M 3/6**

Date: **Monday, March 14, 2011**

Sheet: **10 of 46**

Rev: **1A**

IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




dGPU_PWR_EN# should be stable before dGPU_VRON enable

SML1ALERT# is shorted to ground. EC suggestion use GPIO49 for FAN control

SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

GPU_RST#

GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)

GPIO57 stuff PD and not stuff PU for Intel suggestion at 6/1

dGPU always exist







BOARD_ID#	High = 15"
	Low = 14"
RSV_GPIO8	High = Disable
	Low = Enable

Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Monday, March 14, 2011	Sheet 11 of 45







IBEX PEAK-M (POWER)

POWER




3.3 V. This rail should be powered up during SW system state.
Note that Thermal Sensor shares the same power supply rail with DAC.
The external filters on this pin are not needed in case internal graphic is disabled so only 3.3V connection is required.

POWER



VRM enable by strap pin GPIO27
which supply clean 1.05V for
[VCCACLK, VCCAPLLEXP, VCCFDIPLL, VCCSATAPLL]


HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V




PROJECT : ZQH
Rev 1A

Monday, March 14, 2011 Sheet 12 of 45

IBEX PEAK-M (GND)




U21






Quanta Computer Inc.
PROJECT : ZQH




Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date:	Monday, March 14, 2011	Sheet 13 of 45

<http://hobi-elektronika.net>



Place these Caps near So-Dimm0.






<http://hobi-elektronika.net>

Quanta Computer Inc.
PROJECT : ZQH


Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Monday, March 14, 2011	Sheet 15 of 35

CRT Switch

0_ohm Resistor place close to Joint-Point





CRT




LVDS

0_ohm Resistor place close to Joint-Point




Lid Switch (Hall sensor) <http://hobi-elektronika.net>


LCD Power




Backlight Control




HDMI LEVEL SHIFTER




HDMI-detect




I2C



EMI





HDMI connector








LAN (LAN)

<BOM note>
 If center tap power come from internal switch regulator
 =>Stuff 52SWR@ (Default)
 If center tap power come from internal LDO
 =>Stuff 52LDO@



- TXOP C48 6.8PF/50V_4
- TXON C46 6.8PF/50V_4
- TX1P C51 6.8PF/50V_4
- TX1N C52 6.8PF/50V_4



1/7 change solution for surge




- +3V_S5 2 VDD33
- +1.1V analog power 24/27 AVDDL
- +1.7V analog power 6 VDDCT

* Why does Pin17 CLKREQn connect to Pin16(LED2) and Pin30(DVDDL)?


Power Sequence:
 VDD33 to PERStn >= 100ms



TRANSFORMER (LAN)



RJ45 Connector (LAN)



<http://hobi-elektronika.net>

Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	LAN AR8158L	1A
Date:	Monday, March 14, 2011	Sheet 18 of 35




MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA


Debug

Check LED signal. (active high or low)


H=7.0mm
 LTS AAA-PCI-046-K01




Debug

 Quanta Computer Inc. PROJECT : ZQH		Rev 1A
Date: Monday, March 14, 2011	Sheet 19 of 45	


MAIN SATA HDD




2.5" SATA HDD



EE RETURN-PATH CAPACITORS




ODD (SATA)



Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev 1A
SATA-HDD/ODD/USB-ESATA		
Date: Monday, March 14, 2011	Sheet 20 of 35	


Codec(ADO)





(Vista Premium Version)

0V : Power down Class D SPK amplifier
3.3V : Power up Class D SPK amplifier


Mute(ADO)



MIC




Vista (ADO)



C730, C787 close U37 pin3 and L65


INT MIC array




cap place close to MIC-connector

PROJECT : ZQE		
Size	Document Number	Rev
	REALTEK ALC663&888/MDC	1A
Date:	Monday, March 14, 2011	Sheet 21 of 35


MIC



Internal Speaker



HP/SPDIF




		Quanta Computer Inc. PROJECT : ZQH	
		Size Document Number AMP /AUDIO JACK CONN	Rev 1A
Date: Monday, March 14, 2011		Sheet 22 of 35	Page 1

CARD READER Controller AU6435-GDL

2 IN 1 CARD READER (SD/MMC)

Main	DFHS11FR011
Second	DFHS11FR033




Close to CN14 pin 14 & pin23
4.7u CAP close to pin23

CTRL0, CTRL1 trace length shorter,
and surround with GND.

The trace length difference for each card interfaces should be smaller than 500 mil





Close to connector



PIN45=Clock input selection
'1' for 48MHz input [Default, Internal PU]
'0' for 12MHz input



PIN43=Power saving mode enable.
'1' for enable [Default]
'0' for disable




crystal trace width needs at least 10 mils.


pin13 output 20mils

SD write protect
1:decided by SDWP[Default]
0:letting SD always write-able


	PROJECT : ZQ5	
	Quanta Computer Inc.	
Size	Document Number AU6433 CardReader	Rev 1A
Date:	Monday, March 14, 2011	Sheet 23 of 43

LED




		Quanta Computer Inc.
		PROJECT : ZQH
Size	Document Number	Rev 1A
POWER/MMB/LAUNCH/LED		
Date:	Monday, March 14, 2011	Sheet 24 of 35


USB




BLUETOOTH CONNECTOR for 3.0



USB/B







Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	USB/ BT	1A
Date:	Monday, March 14, 2011	Sheet 25 of 35


K/B




CPU FAN




HOLE



TOUCHPAD & Switch CONN.







Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev 1A
KB/FAN/TP+FP		
Date:	Monday, March 14, 2011	Sheet 26 of 35









EC(KBC)



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU-I2C
SM Bus 4	N/A


I/O ADDRESS SETTING(KBC)



Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	WPCE781 & FLASH	1A


Date: Monday, March 14, 2011 Sheet 27 of 35



ISL88731 thermal pad tie to Pin12

		Quanta Computer Inc. PROJECT : ZQH	
		Size Document Number Charger(ISL88731A)	Rev 1A
Date: Monday, March 14, 2011	Sheet 28 of 35		

Ven = 7.23V




+5VPCU
 5 Volt +/- 5%
 TDC : 5A
 PEAK : 6.5A
 OCP : 8A
 Width : 200mil

+3VPCU
 3 Volt +/- 5%
 TDC : 3.7A
 PEAK : 5A
 OCP : 6A
 Width : 120mil

OCP:8A
 L(ripple current)
 $= (9-5) \cdot 5 / (2.2 \mu \cdot 0.4M \cdot 9)$
 $= 2.525A$
 $I_{ocp} = 8 - (2.525/2) = 6.74A$
 $V_{th} = 6.74A \cdot 14m\Omega = 94.32mV$
 $R(lim) = (94.32mV \cdot 10) / 10\mu A$
 $\approx 94.32K$

OCP:6A
 L(ripple current)
 $= (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.5M \cdot 9)$
 $\approx 1.9A$
 $I_{ocp} = 6 - (1.9/2) = 5.05A$
 $V_{th} = 5.05A \cdot 14m\Omega = 70.7mV$
 $R(lim) = (70.7mV \cdot 10) / 10\mu A$
 $\approx 70.7K$



+5V_S5
 TDC : 2.85A
 PEAK : 3.8A
 Width : 120mil

+3V_S5
 TDC : 0.23
 PEAK : 0.3A
 Width : 20mil


+5V
 TDC : 2.17A
 PEAK : 2.9A
 Width : 90mil

+3V
 TDC : 2.66A
 PEAK : 3.6A
 Width : 120mil

Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1A
Date:	Monday, March 14, 2011	Sheet 29 of 35

VID 1.2875V




+VCC_CORE
 Continue current:36A
 Peak current:48A
 OCP minimum 55A
 Loadline=1.9mV/A (IMVP 6.5)
 Rilm=1.69K

Peak :40A ; OCP:53A (1.69K/F_4)
 Peak :48A ; OCP:55A (1.74K/F_4)

Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	+VCC_CORE ADP3212	1A
Date:	Monday, March 14, 2011	Sheet 30 of 35


[PWM]




+1.05V
 1.05 Volt +/- 5%
 TDC : 11A
 PEAK : 15A
 OCP : 18A
 Width : 1320mil

$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

A01718 $R_{dson} = 3 \sim 4.3m\Omega$
 I (ripple current)
 $= (19 - 1.05) * 1.05 / (1u * 272k * 19)$
 $\sim 3.647A$
 $R_{ILIM} = 4.3m\Omega * 18 - 1.823 / 20uA = 3.477K\Omega$
 I (choke) peak = 21.647A



		Quanta Computer Inc. PROJECT : ZQH	
Date: Monday, March 14, 2011		Sheet 31 of 35	1



+1.5V_SUS
 1 Volt +/- 5%
 TDC : 12A
 PEAK : 16A
 OCP : 18A
 Width : 480mil


$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1718 R_{dson} =3.8~4.3mOhm
 L(ripple current)
 $= (19-1.5) \times 1.5 / (1\mu \times 400k \times 19)$
 $\sim 3.454A$
 $V_{trip} = (18 - 3.454/2) \times 4.3mohm = 0.0699V$
 $RILIM = V_{trip} / 10\mu = 6.997K$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	DDR 1.5V(RT8207A)	1A
Date:	Monday, March 14, 2011	Sheet 32 of 35



OCP:25A
 Ri=2.49K
 Change Ri can adjust OCP point
 LL=7.03mv/A
 Rdroop=8.87K
 Change Rdroop can adjust loadline

5/26 modify power budget.

OCP:25A
 22A


Close to Phase Inductor

Close to Pin9 and Pin10

Parallel


1.Level 1 Environment-related Substances should NEVER be Used.
 2.Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

+1.8V
 1.8 Volt +/- 5%
 TDC : 0.76A
 PEAK : 1.01A
 Width : 40mil



For EC control thermal protection (output 3.3V)

Thermal protection



Need fine tune for thermal protect point

Note placement position

Quanta Computer Inc.
 PROJECT : ZQH

Size	Document Number	Rev
	Discharge(1.8V)	1A
Date:	Monday, March 14, 2011	Sheet 34 of 35

1 / 7 / 7 modify

CHANGE LIST				200		
NO	NO	REVISION	DATE	DESCRIPTION	STATUS	APPROVED
2004	15	1.1				
15	15.1					
	15.2					
	15.3					
	15.4					
	15.5					
	15.6					
	15.7					
	15.8					
	15.9					
	15.10					
	15.11					
	15.12					
	15.13					
	15.14					
	15.15					
	15.16					
15.17						
15.18						
15.19						
15.20						
15.21						
15.22						
15.23						
15.24						
15.25						
15.26						
15.27						
15.28						
15.29						
15.30						
15.31						
15.32						
15.33						
15.34						
15.35						
15.36						
15.37						
15.38						
15.39						
15.40						
15.41						
15.42						
15.43						
15.44						
15.45						
15.46						
15.47						
15.48						
15.49						
15.50						
15.51						
15.52						
15.53						
15.54						
15.55						
15.56						
15.57						
15.58						
15.59						
15.60						
15.61						
15.62						
15.63						
15.64						
15.65						
15.66						
15.67						
15.68						
15.69						
15.70						
15.71						
15.72						
15.73						
15.74						
15.75						
15.76						
15.77						
15.78						
15.79						
15.80						
15.81						
15.82						
15.83						
15.84						
15.85						
15.86						
15.87						
15.88						
15.89						
15.90						
15.91						
15.92						
15.93						
15.94						
15.95						
15.96						
15.97						
15.98						
15.99						
15.100						
15						
16	16.1					
	16.2					
17	17.1					
	17.2					
18	18.1					
	18.2					
19	19.1					
	19.2					
20	20.1					
	20.2					
21	21.1					
	21.2					
22	22.1					
	22.2					
23	23.1					
	23.2					
24	24.1					
	24.2					
25	25.1					
	25.2					
26	26.1					
	26.2					
27	27.1					
	27.2					
28	28.1					
	28.2					
29	29.1					
	29.2					
30	30.1					
	30.2					
31	31.1					
	31.2					
32	32.1					
	32.2					
33	33.1					
	33.2					
34	34.1					
	34.2					
35	35.1					
	35.2					
36	36.1					
	36.2					
37	37.1					
	37.2					
38	38.1					
	38.2					
39	39.1					
	39.2					
40	40.1					
	40.2					
41	41.1					
	41.2					
42	42.1					
	42.2					
43	43.1					
	43.2					
44	44.1					
	44.2					
45	45.1					
	45.2					
46	46.1					
	46.2					
47	47.1					
	47.2					
48	48.1					
	48.2					
49	49.1					
	49.2					
50	50.1					
	50.2					
51	51.1					
	51.2					
52	52.1					
	52.2					
53	53.1					
	53.2					
54	54.1					
	54.2					
55	55.1					
	55.2					
56	56.1					
	56.2					
57	57.1					
	57.2					
58	58.1					
	58.2					
59	59.1					
	59.2					
60	60.1					
	60.2					
61	61.1					
	61.2					
62	62.1					
	62.2					
63	63.1					
	63.2					
64	64.1					
	64.2					
65	65.1					
	65.2					
66	66.1					
	66.2					
67	67.1					
	67.2					
68	68.1					
	68.2					
69	69.1					
	69.2					
70	70.1					
	70.2					
71	71.1					
	71.2					
72	72.1					
	72.2					
73	73.1					
	73.2					
74	74.1					
	74.2					
75	75.1					
	75.2					
76	76.1					
	76.2					
77	77.1					
	77.2					
78	78.1					
	78.2					
79	79.1					
	79.2					
80	80.1					
	80.2					
81	81.1					
	81.2					
82	82.1					
	82.2					
83	83.1					
	83.2					
84	84.1					
	84.2					
85	85.1					
	85.2					
86	86.1					
	86.2					
87	87.1					
	87.2					
88	88.1					
	88.2					
89	89.1					
	89.2					
90	90.1					
	90.2					
91	91.1					
	91.2					
92	92.1					
	92.2					
93	93.1					
	93.2					
94	94.1					
	94.2					
95	95.1					
	95.2					
96	96.1					
	96.2					
97	97.1					
	97.2					
98	98.1					
	98.2					
99	99.1					
	99.2					
100	100.1					
	100.2					

	REVISION	DATE	DESCRIPTION	STATUS	APPROVED