

# Compal Confidential

## NIWE2

### Schematics Document

### Arrandale


with Intel IBEX PEAK-M core logic

REV: 0.3

Security Classification	Compal Secret Data			<i>Compal Electronics, Ltd.</i>		
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	<b>Cover Sheet</b>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	<b>LA-5752P</b>	0.3
Date: Thursday, October 29, 2009				Sheet	1	of 51



15.6W\_PCB\_LA5752P



Security Classification	Compal Secret Data			Title		
Issued Date	2008/03/24	Deciphered Date	2008/04/	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-5752P	0.3
				Date:	Thursday, October 29, 2009	Sheet 2 of 51

Compal Electronics, Inc.

MB Block Diagram

LA-5752P

Thursday, October 29, 2009 Sheet 2 of 51

# DDR3 Voltage Rails

power plane	+B	+5VALW +3VALW	+1.5V	+5VS
				+3VS
State				+1.5VS
				+VCCP
				+CPU_CORE
				+VGA_CORE
				+1.8VS
				+0.75VS
				+1.05VS
S0	○	○	○	○
S3	○	○	○	X
S5 S4/AC	○	○	X	X
S5 S4/ Battery only	○	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

# SMBUS Control Table

	SOURCE	RAM M2	BATT	KE926	SODIMM	CLK CHIP	WLAN WWAN	N10x Thermal Sensor	N10x	Cap sensor board	NEW CARD	PCH
SMB_EC_CK1	KB926	X	V	X	X	X	X	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW									
SMB_EC_CK2	KB926	X	X	X	X	X	X	X	X	X	X	V
SMB_EC_DA2	+3VALW											+3VALW
SMBCLK	PCH	V	X	X	V	V	X	X	X	X	V	X
SMBDATA	+3VALW	+3VALW			+3VS	+3VS					+3VS	
SML0CLK	PCH	X	X	X	X	X	X	X	X	X	X	X
SML0DATA	+3VALW											
SML1CLK	PCH	X	X	V	X	X	X	V	X	V	X	X
SML1DATA	+3VALW			+3VALW				+3VS		+3VS		

# I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	10100000
DDR SO-DIMM 1	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010

# @ FUNCTION

	EVT	NON-USE
45@	(45 BOM)	
100@	10/100 LAN	
GIGA@	GIGA LAN	
UMA HDMI@	FOR UMA HDMI components	
HDMI@	FOR HDMI components	
3G@	3G(WWAN) function	
X76@	(X76 BOM)	
ESATA@	ESATA function	
CMOS@	Camera function	
BT@	Blue Tooth	
<del>10M@</del>	<del>FOR 10M CHIP</del>	
<del>11M@</del>	<del>FOR 11M CHIP</del>	
UMA@	UMA only (Arranddale)	
DIS@	DIS only (Arranddale)	
<del>VGA@</del>	<del>FOR NVIDIA PART</del>	
<del>HYBRID@</del>	<del>FOR SWITCHABLE</del>	
<del>HU@</del>	<del>SWITCHABLE or UMA only</del>	
<del>HD@</del>	<del>SWITCHABLE or DIS only</del>	

# SKU

Arrandale (dGPU) DIS only	DIS@ / 100@ for EVT
Arrandale (iGPU) UMA only	UMA@ / 100@ for EVT
Arrandale (iGPU+dGPU) SWITCHABLE	VGA@+HD@+HU@+HYBRID@

PORT	DEVICE
1	
2	WLAN
3	LAN
4	3G
5	NEW CARD
6	
7	
8	

PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	LEFT SIDE
4	RIGHT SIDE
5	CARD READER
6	
7	
8	WIRELESS
9	
10	NEW CARD
11	BT
12	
13	3G

## VGA and DDR3 Voltage Rails (N10x GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	N/A	N/A	
GPIO1	IN	-	Hot plug detect for IFP link C
GPIO2	OUT	H	Panel Back-Light brightness(PWM capable)
GPIO3	OUT	H	Panel Power Enable
GPIO4	OUT	H	Panel Back-Light On/Off (PWM)
GPIO5	OUT	-	GPU VID0
GPIO6	OUT	-	GPU VID1
GPIO7	OUT	-	GPU VID2
GPIO8	I/O	L	Thermal Catastrophic Overtemp
GPIO9	OUT	L	Thermal Alert
GPIO10	OUT		Memory VREF switch
GPIO11	I/O	L	SLI raster sync
GPIO12	IN	-	AC power detect pin
GPIO13	OUT	-	MEM_VID or Power supply control
GPIO14	OUT	-	Power supply control
GPIO15	IN	-	Hot plug detect for IFP Link E
GPIO16	OUT	-	Programmable Fan Control
GPIO17	IN	-	
GPIO18	IN	-	
GPIO19	IN	-	Hot plug detect for IFP Link D
GPIO20	IN	-	
GPIO21	IN	-	Hot plug detect for IFP link F
GPIO22	IN	-	SLI swap ready signal
GPIO23	I/O		

### GPIO6 GPIO5 N10M-GS N10P-GS

GPU_VID1	GPU_VID0	VGA_CORE	P-State
0	0	0.8V	12
0	1	0.85V	12
1	0	0.9V	0, 10
1	1	1.0V (N10M-GS) 0.925V (N10P-GS)	

## Performance Mode P0 TDP at Tj = 102 C\* (DDR3)


Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V)			FBVDD (1.5V) (W)		FBVDDQ (GPU+Mem) (1.5V) (W)		PCI Express (1.05V) (6) (mA)		I/O and PLLVDD (1.8V) (mA)		I/O and PLLVDD (1.05V) (mA)		Other (3.3V) (mA)	
				(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N10P-GS 128bit 1024MB DDR3	21.07	6.67	TBD	TBD	18.25	17.34	2.06	3.09	4.09	6.14	850	0.89	75	0.14	63	0.07	55	0.18
N10P-GE 128bit 1024MB DDR3	20.97	6.73	TBD	TBD	19.17	17.25	2.03	3.05	4.09	6.14	840	0.88	75	0.14	63	0.07	55	0.18
N10P-LP 128bit 1024MB DDR3	15.48	6.44	TBD	TBD	13.95	11.86	1.90	2.85	3.99	5.99	810	0.85	75	0.14	63	0.07	55	0.18

## Performance Mode P0 TDP at Tj = 102 C\* (DDR3)

Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V)			FBVDD (1.5V) (W)		FBVDDQ (GPU+Mem) (1.5V) (W)		PCI Express (1.05V) (6) (mA)		I/O and PLLVDD (1.8V) (mA)		I/O and PLLVDD (1.05V) (mA)		Other (3.3V) (mA)	
				(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N10M-GE 64bit 512MB DDR3	13.36	2.93	TBD	TBD	11.89	10.70	0.66	0.99	2.16	3.24	792	0.83	75	0.14	63	0.07	100	0.33
N10M-GS 64bit 512MB DDR3	14.29	3.10	TBD	TBD	11.53	11.53	0.70	1.05	2.28	3.42	817	0.86	75	0.14	63	0.07	100	0.33
N10M-LP 64bit 512MB DDR3	8.28	2.91	TBD	TBD	6.60	5.61	0.62	0.93	2.20	3.3	782	0.82	75	0.14	63	0.07	100	0.33





## Power Sequence

The ramp time for any rail must be more than 40us





Security Classification	Compal Secret Data			Title		
Issued Date	2009/03/16	Deciphered Date	2010/03/15	Compal Electronics, Inc.		
				VGA Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.3
				LA-5752P		
				Date:	Thursday, October 29, 2009	Sheet 4 of 51


Layout rule: 10mil width trace  
length < 0.5", spacing 20mil



**CHECK INTEL DOCUMENT #385422  
Debug Port Design Guide Rev1.3**



Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>Arrandale(1/5)-Thermal/XDP</b>
Issued Date	2008/10/31	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number <b>LA-5752P</b>
Date: Thursday, October 29, 2009			Rev 0.3
Sheet 5 of 51			



Layout rule: trace length < 0.5"

**PCIE Lane Numbers Reversed  
CFG3-PCI Express Static Lane Reversal**

**FOR ES1 SAMPLE ONLY**

**CFG Straps for PROCESSOR**

CFG0

PCI-Express Configuration Select	1: Single PEG 0: Bifurcation enabled
Not applicable for Clarkfield Processor	
CFG[1:0]	11=1*16 PEG 10=2*8 PEG

CFG3


CFG3-PCI Express Static Lane Reversal	1: Normal Operation 0: Lane Numbers Reversed
	15 -> 0, 14 -> 1, ...

CFG4


CFG4-Display Port Presence	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port
----------------------------	--

PEG	TX#	PCIE CRX GTX	PCIE CRX GTX NO.	PCIE CRX GTX NO.	PCIE CRX GTX NO.	PCIE CRX GTX NO.	PCIE CRX GTX NO.	PCIE CRX GTX NO.	PCIE CRX GTX NO.
PEG_RX[0]	K36	PCIE CRX GTX N15							
PEG_RX[1]	J34	PCIE CRX GTX N14							
PEG_RX[2]	J33	PCIE CRX GTX N13							
PEG_RX[3]	G35	PCIE CRX GTX N12							
PEG_RX[4]	G32	PCIE CRX GTX N11							
PEG_RX[5]	F34	PCIE CRX GTX N10							
PEG_RX[6]	F31	PCIE CRX GTX N9							
PEG_RX[7]	D35	PCIE CRX GTX N8							
PEG_RX[8]	E33	PCIE CRX GTX N7							
PEG_RX[9]	C33	PCIE CRX GTX N6							
PEG_RX[10]	D32	PCIE CRX GTX N5							
PEG_RX[11]	B32	PCIE CRX GTX N4							
PEG_RX[12]	C31	PCIE CRX GTX N3							
PEG_RX[13]	B28	PCIE CRX GTX N2							
PEG_RX[14]	B30	PCIE CRX GTX N1							
PEG_RX[15]	A31	PCIE CRX GTX N0							
PEG_RX[0]	J35	PCIE CRX GTX P15							
PEG_RX[1]	H34	PCIE CRX GTX P14							
PEG_RX[2]	H33	PCIE CRX GTX P13							
PEG_RX[3]	F35	PCIE CRX GTX P12							
PEG_RX[4]	G33	PCIE CRX GTX P11							
PEG_RX[5]	G34	PCIE CRX GTX P10							
PEG_RX[6]	F32	PCIE CRX GTX P9							
PEG_RX[7]	D34	PCIE CRX GTX P8							
PEG_RX[8]	E33	PCIE CRX GTX P7							
PEG_RX[9]	D31	PCIE CRX GTX P6							
PEG_RX[10]	A32	PCIE CRX GTX P5							
PEG_RX[11]	C30	PCIE CRX GTX P4							
PEG_RX[12]	A28	PCIE CRX GTX P2							
PEG_RX[13]	B29	PCIE CRX GTX P1							
PEG_RX[14]	A30	PCIE CRX GTX P0							
PEG_TX[0]	L33	PCIE CTX GRX C N15	C527	2	0.1U	0402	10VK6	PCIE CTX GRX N15	
PEG_TX[1]	M35	PCIE CTX GRX C N13	C540	2	0.1U	0402	10VK6	PCIE CTX GRX N13	
PEG_TX[2]	M30	PCIE CTX GRX C N12	C542	2	0.1U	0402	10VK6	PCIE CTX GRX N12	
PEG_TX[3]	L31	PCIE CTX GRX C N11	C531	2	0.1U	0402	10VK6	PCIE CTX GRX N11	
PEG_TX[4]	K32	PCIE CTX GRX C N10	C544	2	0.1U	0402	10VK6	PCIE CTX GRX N10	
PEG_TX[5]	M29	PCIE CTX GRX C N9	C533	2	0.1U	0402	10VK6	PCIE CTX GRX N9	
PEG_TX[6]	J31	PCIE CTX GRX C N8	C546	2	0.1U	0402	10VK6	PCIE CTX GRX N8	
PEG_TX[7]	K29	PCIE CTX GRX C N7	C535	2	0.1U	0402	10VK6	PCIE CTX GRX N7	
PEG_TX[8]	H30	PCIE CTX GRX C N6	C562	2	0.1U	0402	10VK6	PCIE CTX GRX N6	
PEG_TX[9]	H29	PCIE CTX GRX C N5	C564	2	0.1U	0402	10VK6	PCIE CTX GRX N5	
PEG_TX[10]	E29	PCIE CTX GRX C N4	C555	2	0.1U	0402	10VK6	PCIE CTX GRX N4	
PEG_TX[11]	E28	PCIE CTX GRX C N3	C557	2	0.1U	0402	10VK6	PCIE CTX GRX N3	
PEG_TX[12]	D29	PCIE CTX GRX C N2	C561	2	0.1U	0402	10VK6	PCIE CTX GRX N2	
PEG_TX[13]	D27	PCIE CTX GRX C N1	C548	2	0.1U	0402	10VK6	PCIE CTX GRX N1	
PEG_TX[14]	C26	PCIE CTX GRX C N0	C559	2	0.1U	0402	10VK6	PCIE CTX GRX N0	
PEG_TX[0]	L34	PCIE CTX GRX C P15	C528	2	0.1U	0402	10VK6	PCIE CTX GRX P15	
PEG_TX[1]	M34	PCIE CTX GRX C P13	C541	2	0.1U	0402	10VK6	PCIE CTX GRX P13	
PEG_TX[2]	L30	PCIE CTX GRX C P12	C543	2	0.1U	0402	10VK6	PCIE CTX GRX P12	
PEG_TX[3]	M31	PCIE CTX GRX C P11	C532	2	0.1U	0402	10VK6	PCIE CTX GRX P11	
PEG_TX[4]	K31	PCIE CTX GRX C P10	C545	2	0.1U	0402	10VK6	PCIE CTX GRX P10	
PEG_TX[5]	M28	PCIE CTX GRX C P9	C534	2	0.1U	0402	10VK6	PCIE CTX GRX P9	
PEG_TX[6]	H31	PCIE CTX GRX C P8	C547	2	0.1U	0402	10VK6	PCIE CTX GRX P8	
PEG_TX[7]	K28	PCIE CTX GRX C P7	C536	2	0.1U	0402	10VK6	PCIE CTX GRX P7	
PEG_TX[8]	G30	PCIE CTX GRX C P6	C563	2	0.1U	0402	10VK6	PCIE CTX GRX P6	
PEG_TX[9]	G29	PCIE CTX GRX C P5	C565	2	0.1U	0402	10VK6	PCIE CTX GRX P5	
PEG_TX[10]	E27	PCIE CTX GRX C P4	C556	2	0.1U	0402	10VK6	PCIE CTX GRX P4	
PEG_TX[11]	E27	PCIE CTX GRX C P3	C558	2	0.1U	0402	10VK6	PCIE CTX GRX P3	
PEG_TX[12]	D28	PCIE CTX GRX C P2	C560	2	0.1U	0402	10VK6	PCIE CTX GRX P2	
PEG_TX[13]	C27	PCIE CTX GRX C P1	C549	2	0.1U	0402	10VK6	PCIE CTX GRX P1	
PEG_TX[14]	C25	PCIE CTX GRX C P0	C550	2	0.1U	0402	10VK6	PCIE CTX GRX P0	

JCPU1C




DDR SYSTEM MEMORY A






DDR SYSTEM MEMORY - B

JCPU1D






DDR SYSTEM MEMORY - B



IC:AUB\_CFD\_rPGA,R1P0 ME@


IC:AUB\_CFD\_rPGA,R1P0 ME@

Security Classification	Compal Secret Data		2009/10/31	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			Compal Electronics, Inc.	
Sub Document Number			Arrandale(3/5)-DDR III	
Custom			LA-5752P	
Date:	Thursday, October 29, 2009	Sheet	7	of 51





AS NO CONNECT  
BUT A SMALL AMOUNT OF POWER  
(~15MW) MAYBE WASTED  
DESIGN GUIDE REV1.1

H\_VTTVID1 = Low, 1.1V FOR Clarksfiel  
H\_VTTVID1 = High, 1.05V FOR Aburndale




Security Classification	Compal Secret Data		Title
Issued Date	2008/10/31	Deciphered Date	2009/10/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom
Compal Electronics, Inc.			Rev 0.3
Arrandale(4/5)-PWR			LA-5752P
Date:	Thursday, October 29, 2009	Sheet	8 of 51





Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-5752P
Date: Thursday, October 29, 2009				Rev 0.3
Sheet 9 of 51				



- <7> DDR\_A\_D[0..63]
- <7> DDR\_A\_DM[0..7]
- <7> DDR\_A\_DQS[0..7]
- <7> DDR\_A\_DQS#(0..7)
- <7> DDR\_A\_MA[0..15]

For Arranale only +VREF\_DQ\_DIMMA supply from an external 1.5V voltage divide circuit.  
07/17/2009


**Layout Note:**  
Place near DIMM

**VDDQ (1.5V) =**  
 $3 \times 330\text{uF} / 12\text{m ohm (TOTAL FOR 2 SO-DIMMs)}$   
 $6 \times 0603\ 10\text{uF (PER CONNECTOR)}$


**VT (0.75V) =**  
 $3 \times 0805\ 10\text{uF} + 4 \times 0402\ 1\text{uF}$

**VREF =**  
 $1 \times 0402\ 0.1\text{uF} + 1 \times 0402\ 2.2\text{uF}$


**VDDSPD (3.3V) =**  
 $1 \times 0402\ 0.1\text{uF} + 1 \times 0402\ 2.2\text{uF}$



Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	<b>DDRIII-SODIMM SLOT1</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			3/20	<b>LA-5752P</b>	0.3
Date:	Thursday, October 29, 2009	Sheet	10	of	51




- <7> DDR\_B\_DQS#0..7
- <7> DDR\_B\_D[0..6]
- <7> DDR\_B\_DM[0..7]
- <7> DDR\_B\_DQS[0..7]
- <7> DDR\_B\_MA[0..15]




For Arranale only +VREF\_DQ\_DIMMB supply from an external 1.5V voltage divide circuit.  
07/17/2009

Layout Note:  
Place near DIMM



Layout Note:  
Place near DIMM



VDDQ(1.5V) =  
3\*330uf / 12m ohm (TOTAL FOR 2 SO-DIMMs)  
6\*0603 10uf (PER CONNECTOR)


VTT(0.75V) =  
3\*0805 10uf 4\*0402 1uf

VDDSPD(3.3V) =  
1\*0402 0.1uf 1\*0402 2.2uf  
1\*0402 0.1uf 1\*0402 2.2uf

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	
Title DDR3-SODIMM SLOT2				
Size	Document Number	Rev	0.3	
LA-5752P		Date:	Thursday, October 29, 2009	Sheet 11 of 51



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Reserve for Low Power CLK GEN.  
**RTM890N-632**  
**SLG8LV597VTR**



- CLK GEN TO PCH**
1. CLK\_DMI
  2. CLK\_BUF\_BCLK
  3. CLK\_BUF\_CKSSCD
  4. CLK\_BUF\_DOT96
  5. CLK\_14M\_PCH




- CLK GEN TO VGA**
1. 27M\_CLK
  1. 27M\_CLK\_SS



CLK\_48M\_CR 33\_0402\_1% R322 0.0402\_5% R323


unstuff 09.09.08

PIN8 IS GND FOR ICS3197  
 PIN8 IS 48MHz FOR ICS3199




PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b> <b>CLOCK GENERATOR</b>	
Issued Date	2008/10/31	Deciphered Date			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number		Rev		
	LA-5752P		0.3		
Date:	Thursday, October 29, 2009	Sheet	12	of	51




GPIO33 = GPO , internal pull-up, should not be pulled low  
flash ME core of strap pin pull down



PCH\_JTAG\_TCK R114 1 2 51 0.402 5% (2009, 05, 04)  
FOR INTEL DPDG REV1.6 (MAY 2009)

PCH Pin	RefDes	PCH JTAG Pre-Production		PCH JTAG Production
		ES1	ES2	★ MP
PCH_JTAG_TDO	R591	No Install	200ohm	No Install
	R590	No Install	100ohm	No Install
PCH_JTAG_TMS	R584	200ohm	200ohm	No Install
	R583	100ohm	100ohm	No Install
PCH_JTAG_TDI	R587	200ohm	200ohm	No Install
	R586	100ohm	100ohm	No Install
PCH_JTAG_TCK	R580	51ohm	51ohm	51ohm
	R595	20Kohm	20Kohm	No Install
PCH_JTAG_RST#	R594	10Kohm	10Kohm	No Install






Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	IBEX-M(1/6)-HDA/JTAG/SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.3
Date: Thursday, October 29, 2009				Sheet 13 of 51

Customer: LA-5752P






# PCI-E PORT LIST

PORT	DEVICE
1	X
2	WLAN
3	LAN
4	3G
5	NEW CARD
6	X
7	X
8	X




C631 Resistor Pull down



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2008/10/31	Deciphered Date	2009/10/31	IBEX-M(2/6)-PCI-E/SMBUS/CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Customer	LA-5752P
Date:	Thursday, October 29, 2009	Sheet	14	of 51




Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	IBEX-M(3/6)-DMI/GPIO/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
S329	Document Number	LA-5752P		Rev 0.3
Date:	Thursday, October 29, 2009	Sheet	15	of 51







Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2008/08/12	Deciphered Date	2009/08/12	IBEX-M(5/6)-PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Customer	LA-5752P	0.3
			Date:	Thursday, October 29, 2009	Sheet 17 of 51



Security Classification	Compal Secret Data		Title <b>IBEX-M(6/6)-GND</b>
Issued Date	2008/10/31	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Thursday, October 29, 2009 Sheet 18 of 51

**Compal Electronics, Inc.**

**IBEX-M(6/6)-GND**

**LA-5752P**


Rev 0.3

- <6> PCIE\_CTX\_GRX\_N0..15] → PCIE\_CTX\_GRX\_N0..15]
- <6> PCIE\_CTX\_GRX\_P0..15] → PCIE\_CTX\_GRX\_P0..15]
- <6> PCIE\_CRX\_GTX\_N0..15] → PCIE\_CRX\_GTX\_N0..15]
- <6> PCIE\_CRX\_GTX\_P0..15] → PCIE\_CRX\_GTX\_P0..15]

- PCIE\_CTX\_GRX\_P0 AE12
- PCIE\_CTX\_GRX\_N0 AE12
- PCIE\_CTX\_GRX\_P1 AE12
- PCIE\_CTX\_GRX\_N1 AE12
- PCIE\_CTX\_GRX\_P2 AE14
- PCIE\_CTX\_GRX\_N2 AE14
- PCIE\_CTX\_GRX\_P3 AE13
- PCIE\_CTX\_GRX\_N3 AE13
- PCIE\_CTX\_GRX\_P4 AG15
- PCIE\_CTX\_GRX\_N4 AG16
- PCIE\_CTX\_GRX\_P5 AE18
- PCIE\_CTX\_GRX\_N5 AE18
- PCIE\_CTX\_GRX\_P6 AE18
- PCIE\_CTX\_GRX\_N6 AE18
- PCIE\_CTX\_GRX\_P7 AE18
- PCIE\_CTX\_GRX\_N7 AE18
- PCIE\_CTX\_GRX\_P8 AE19
- PCIE\_CTX\_GRX\_N8 AE19
- PCIE\_CTX\_GRX\_P9 AE21
- PCIE\_CTX\_GRX\_N9 AE21
- PCIE\_CTX\_GRX\_P10 AG21
- PCIE\_CTX\_GRX\_N10 AG22
- PCIE\_CTX\_GRX\_P11 AF22
- PCIE\_CTX\_GRX\_N11 AE22
- PCIE\_CTX\_GRX\_P12 AF24
- PCIE\_CTX\_GRX\_N12 AE24
- PCIE\_CTX\_GRX\_P13 AG24
- PCIE\_CTX\_GRX\_N13 AE25
- PCIE\_CTX\_GRX\_P14 AF25
- PCIE\_CTX\_GRX\_N14 AG26
- PCIE\_CTX\_GRX\_P15 AE27
- PCIE\_CTX\_GRX\_N15 AE27

- PCIE\_CRX\_GTX\_P0 C120 DIS@ 1
- PCIE\_CRX\_GTX\_N0 C119 DIS@ 1
- PCIE\_CRX\_GTX\_P1 C118 DIS@ 1
- PCIE\_CRX\_GTX\_N1 C117 DIS@ 1
- PCIE\_CRX\_GTX\_P2 C80 DIS@ 1
- PCIE\_CRX\_GTX\_N2 C79 DIS@ 1
- PCIE\_CRX\_GTX\_P3 C78 DIS@ 1
- PCIE\_CRX\_GTX\_N3 C77 DIS@ 1
- PCIE\_CRX\_GTX\_P4 C116 DIS@ 1
- PCIE\_CRX\_GTX\_N4 C115 DIS@ 1
- PCIE\_CRX\_GTX\_P5 C114 DIS@ 1
- PCIE\_CRX\_GTX\_N5 C113 DIS@ 1
- PCIE\_CRX\_GTX\_P6 C112 DIS@ 1
- PCIE\_CRX\_GTX\_N6 C111 DIS@ 1
- PCIE\_CRX\_GTX\_P7 C109 DIS@ 1
- PCIE\_CRX\_GTX\_N7 C110 DIS@ 1
- PCIE\_CRX\_GTX\_P8 C108 DIS@ 1
- PCIE\_CRX\_GTX\_N8 C107 DIS@ 1
- PCIE\_CRX\_GTX\_P9 C105 DIS@ 1
- PCIE\_CRX\_GTX\_N9 C106 DIS@ 1
- PCIE\_CRX\_GTX\_P10 C104 DIS@ 1
- PCIE\_CRX\_GTX\_N10 C103 DIS@ 1
- PCIE\_CRX\_GTX\_P11 C102 DIS@ 1
- PCIE\_CRX\_GTX\_N11 C101 DIS@ 1
- PCIE\_CRX\_GTX\_P12 C100 DIS@ 1
- PCIE\_CRX\_GTX\_N12 C99 DIS@ 1
- PCIE\_CRX\_GTX\_P13 C98 DIS@ 1
- PCIE\_CRX\_GTX\_N13 C97 DIS@ 1
- PCIE\_CRX\_GTX\_P14 C95 DIS@ 1
- PCIE\_CRX\_GTX\_N14 C94 DIS@ 1
- PCIE\_CRX\_GTX\_P15 C93 DIS@ 1
- PCIE\_CRX\_GTX\_N15 C93 DIS@ 1

- <14> CLK\_PCIE\_VGA → CLK\_PCIE\_VGA#
- <14> CLK\_PCIE\_VGA# → CLK\_PCIE\_VGA#
- PEX\_RST\_N → PEX\_RST\_N
- PEX\_CLKREQ\_N → PEX\_CLKREQ\_N
- PEX\_TSTCLK\_OUT → PEX\_TSTCLK\_OUT\_N
- PEX\_TERM → PEX\_TERM
- PEX\_TEMP → PEX\_TEMP
- PEX\_RST\_N → PEX\_RST\_N
- PEX\_CLKREQ\_N → PEX\_CLKREQ\_N




Device ID	Device ID
N10M-GS (40nm)	0x0A74
N11M-GE1/LP1 (40nm)	0x0A7D

GPIO5 GPU_VID0	GPIO6 GPU_VID1	VGA_CORE	P-State
0	0	0.8V	Deep P12
0	1	0.85V	P8
1	1	1.0V	P0

GPU_VID0	GPU_VID1	VGA_CORE	P-State
0	0	0.8V	Deep P12
0	1	0.85V	P8
1	1	0.9V	P0

CRT OUT


















Removed external HDCP. 07/17/2009

Security Classification	Compal Secret Data	
Issued Date	2007/10/15	Deciphered Date
		2008/10/15









Compal Electronics, Inc.			
Title			
N10M-GE1 PCIE,GPIO,CLK			
Size B	Document Number	Rev	
	LA-5752P	0.3	
Date:	Thursday, October 29, 2009	Sheet	19 of 51

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






VID\_PLLVDD=45mA  
SP\_PLLVDD=45mA  
PLLVDD=60mA




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N10M-GE1 PWR	
Size	Document Number	Rev		F rev	
Custom	LA-5752P	1.0		0.3	
Date:	Thursday, October 29, 2009	Sheet	21	of 51	

A total of 8 signals are required for GB1 strapping this includes  
 2 reference signals  
 6 physical strapping pins  
 4 logical strapping bits  
 A total of 24 logical strapping bits are available



<20> STRAP2  
 <20> STRAP1  
 <20> STRAP0  
 <20> ROM\_SCLK  
 <20> ROM\_SI  
 <20> ROM\_SO







STRAP1 use for 3GIO\_PADCFG to set 35K pull up.  
 (PUN-04335-001\_V10 HW9 update)

GPU	FB Memory (DDR3)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N11M-GE1 LP1 (0x0A7D) 40nm	Samsung 800MHz (default)	K4W1G1646E-HC12					
	64Mx16	PD 10K	PD 15K	PD 20K	PU 30K	PU 35K	PU 45K
Hynix 800MHz	H5TQ1G63BFR-12C						
	64Mx16	PD 10K	PD 15K	PD 15K	PU 30K	PU 35K	PU 45K
				X76			





N11M-GE1 LP1	Memory/PKG	FBVDDQ	FB_CAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
	DDR3	+1.5VS	40.2 ohm	40.2 ohm	40.2/60.4 ohm

Must be used 1% resistor for driver calibration DG-04642-001-V01(May 22, 2009)


**N10x 40nm DDR3 MAPPING**  
**NVIDIA DOCUMENT FOR DA-3978-001**



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	VRAM DDR3			
Size	Document Number	LA-5752P		Rev 0.3
Date:	Thursday, October 29, 2009	Sheet	23	of 51



HDMI_CLK+ CK	R584	1	HDMI@ 2	0.0402 5%	HDMI_CLK+ CONN
HDMI_CLK- CK	R583	1	HDMI@ 2	0.0402 5%	HDMI_CLK- CONN
HDMI_TX0+ CK	R588	1	HDMI@ 2	0.0402 5%	HDMI_TX0+ CONN
HDMI_TX0- CK	R587	1	HDMI@ 2	0.0402 5%	HDMI_TX0- CONN
HDMI_TX1+ CK	R592	1	HDMI@ 2	0.0402 5%	HDMI_TX1+ CONN
HDMI_TX1- CK	R591	1	HDMI@ 2	0.0402 5%	HDMI_TX1- CONN
HDMI_TX2+ CK	R596	1	HDMI@ 2	0.0402 5%	HDMI_TX2+ CONN
HDMI_TX2- CK	R595	1	HDMI@ 2	0.0402 5%	HDMI_TX2- CONN



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN	
Size	Document Number			Rev	0.3
Custom	LA-5752P				
Date: Thursday, October 29, 2009	Sheet	24	of	51	




P/N:SA00003GT00 (ASM1442)







P/N:SA00002D700 (8101T)  
P/N:SA00001U900 (CH7318A)

FOR asmedia R428 STUFF  
RESERVE THE R668 PULL UP TO 3VS  
RESERVE THE R670 PULL DOWN TO GND  
CHANGE R483 FROM 499 TO 3.4K OHM

FOR 7318C PIN6 PULL DOWN 1.2Kohm  
PIN7 PULL DOWN 7.5Kohm  
PIN7 PULL UP 20Kohm








Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Level Shifter ASM1442
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-5752P
				Date	Thursday, October 29, 2009
				Sheet	25 of 51
				Rev	0.3




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector	
Size	Document Number	Rev		0.3	
Custom	LA-5752P				
Date:	Thursday, October 29, 2009	Sheet	26	of	51

### LCD POWER CIRCUIT





<19> VGA_LVDS_SCL	VGA_LVDS_SCL	0.0402_5%	2	DIS@	1	R390	CONN_LVDS_SCL
<19> VGA_LVDS_SDA	VGA_LVDS_SDA	0.0402_5%	2	DIS@	1	R391	CONN_LVDS_SDA
<20> VGA_LVDS_A0	VGA_LVDS_A0	0.0402_5%	2	DIS@	1	R86	CONN_LVDS_A0
<20> VGA_LVDS_A0#	VGA_LVDS_A0#	0.0402_5%	2	DIS@	1	R85	CONN_LVDS_A0#
<20> VGA_LVDS_A1	VGA_LVDS_A1	0.0402_5%	2	DIS@	1	R150	CONN_LVDS_A1
<20> VGA_LVDS_A1#	VGA_LVDS_A1#	0.0402_5%	2	DIS@	1	R128	CONN_LVDS_A1#
<20> VGA_LVDS_A2	VGA_LVDS_A2	0.0402_5%	2	DIS@	1	R126	CONN_LVDS_A2
<20> VGA_LVDS_A2#	VGA_LVDS_A2#	0.0402_5%	2	DIS@	1	R127	CONN_LVDS_A2#
<20> VGA_LVDS_ACLK	VGA_LVDS_ACLK	0.0402_5%	2	DIS@	1	R84	CONN_LVDS_ACLK
<20> VGA_LVDS_ACLK#	VGA_LVDS_ACLK#	0.0402_5%	2	DIS@	1	R125	CONN_LVDS_ACLK#
<15> EDID_CLK	EDID_CLK	0.0402_5%	2	UMA@	1	R393	CONN_LVDS_SCL
<15> EDID_DATA	EDID_DATA	0.0402_5%	2	UMA@	1	R394	CONN_LVDS_SDA
<15> LVDS_A0	LVDS_A0	0.0402_5%	2	UMA@	1	R383	CONN_LVDS_A0
<15> LVDS_A0#	LVDS_A0#	0.0402_5%	2	UMA@	1	R382	CONN_LVDS_A0#
<15> LVDS_A1	LVDS_A1	0.0402_5%	2	UMA@	1	R389	CONN_LVDS_A1
<15> LVDS_A1#	LVDS_A1#	0.0402_5%	2	UMA@	1	R388	CONN_LVDS_A1#
<15> LVDS_A2	LVDS_A2	0.0402_5%	2	UMA@	1	R386	CONN_LVDS_A2
<15> LVDS_A2#	LVDS_A2#	0.0402_5%	2	UMA@	1	R387	CONN_LVDS_A2#
<15> LVDS_ACLK	LVDS_ACLK	0.0402_5%	2	UMA@	1	R384	CONN_LVDS_ACLK
<15> LVDS_ACLK#	LVDS_ACLK#	0.0402_5%	2	UMA@	1	R385	CONN_LVDS_ACLK#

### CMOS Camera



Security Classification	Compal Secret Data			Title	<b>Compal Electronics, Inc.</b>		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	<b>LVDS/CAMERA</b>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	<b>LA-5752P</b>	0.3	
				Date:	Thursday, October 29, 2009	1	Sheet 27 of 51






For RTL8111DL pin43:  
pull hi if switching regulator is enable.  
pull lo if external power 1.2Vis used.  
For RTL8103EL is NC.

The trace length L69 to 8111DL's pin<200mils.  
L69 to C934/C941<200mils.

Layout Notice : Place as close  
close as possible.

Security Classification	Compal Secret Data		Title	
Issued Date	2006/08/04	Deciphered Date	2006/10/06	RTL8103EL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number LA-5752P
				Rev 0.3
				Date: Thursday, October 29, 2009
				Sheet 29 of 51


Close to T14




Place close to TCT pin






### RJ45 Conn.








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/03/20	Deciphered Date	2010/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
Size	Custom	Document Number	LA-5752P	Rev	0.3
Date:	Thursday, October 29, 2009	Sheet	30 of 51		



**1403:**  
@C508/@C324=100p




**REMOTE1, 2+/-:**  
Trace width/space: 10/10 mil  
Trace length: <8"




Shutdown Temp	TRIP_SET R439 (1%)
93	953ohm
94	1020ohm
95	1100ohm
96	1150ohm
97	1240ohm
98	1330ohm
99	1400ohm
100	1500ohm
101	1580ohm
102	1690ohm
103	1820ohm
104	1960ohm
105	2050ohm

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	EMC2103/1403_Thermal sensor/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-5752P</b>
Date: Thursday, October 29, 2009	Sheet 31	of 51	Rev 0.3		


### SATA HDD Conn.



### SATA ODD Conn.







### ODD Power Control




Security Classification	Compal Secret Data			Title		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.		
				HDD/ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.3
				LA-5752P		
				Date:	Thursday, October 29, 2009	Sheet 32 of 51



**CX20671**  
**High Definition Audio Codec SoC**  
**With Integrated Class-D Stereo**  
**Amplifier.**  
**An integrated 5 V to 3.3 V Low-dropout**  
**voltage regulator (LDO).**  
**An integrated 3.3 V to 1.8V Low-dropout**  
**voltage regulator (LDO).**




wide 20MIL





Security Classification	Compal Secret Data		Title	
Issued Date	2008/03/25	Deciphered Date	2008/04/	CX20671 Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date: Thursday, October 29, 2009		Rev 0.3
C	LA-5752P	Sheet	33	of 51




### INT\_KBD Conn.




### reversal of NIWE1




### Lid Switch



### To TP/B Conn.





### Kill Switch



Kill	
STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

**FOR EC 256KB SPI ROM  
(150mil PACKAGE)  
P/N : SA00003GK00**




**LED**


**SC500005B00**




**SC500006M00**




**SC500005B00**




**SC500005B00**




Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2007/10/15	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title
				<b>LED/EC SPI ROM</b>
Size B	Document Number		<b>LA-5752P</b>	Rev 0.3
Date:		Thursday, October 29, 2009	Sheet 36	of 51




**Right USB Conn.**



**Left USB Conn.**



**E-SATA and USB Conn.**




**BT MODULE CONN**


**USB**  
A+ = RXP  
A- = RXN  
B- = TXN  
B+ = TXP

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB ports/BT/E-SATA	
Size	Document Number	Rev		0.3	
Custom	LA-5752P	Date:		Thursday, October 29, 2009	
		Sheet		37 of 51	


## ON/OFF switch




## Power Bottom Board Conn. 8pin



## Cap Sensor Board Conn. 6pin ENE SB3534




## Card Reader/Audio Jack SB CONN





Security Classification	Compal Secret Data		<b>Compal Electronics, Ltd.</b>	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Jack & SW connector
Size	Document Number	LA-5752P		Rev
Custom				0.3
Date: Thursday, October 29, 2009	Sheet	38	of	51



DC030006J00




Vin Detector			
	Min.	typ.	Max.
L-->H	17.430V	17.901V	18.384V
H-->L	16.976V	17.262V	17.728V





ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V




BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.1
Date:	Thursday, October 29, 2009	Sheet	40	of 51






**PH1 under CPU bottom side :**  
 CPU thermal protection at 92 degree C  
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number			Rev	
Date:	Thursday, October 29, 2009	Sheet	41	of	51
					0.1



<b>CHGVADJ=(Vcell-4)/0.10627</b>	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

<b>CC=0.25A-3A</b>	
<b>IREF=1.016*Icharge</b>	
<b>IREF=0.254V-3.048V</b>	
<b>VCHLIM need over 95mV</b>	


**UMA CP mode**  
 $V_{aclip} = 2.39 * ((2.26K / 514K) / ((2.26K / 514K) + (21K / 514K))) = 0.239V$   
 $I_{input} = (1 / 0.02) * ((0.05 * V_{aclip}) / (2.39 + 0.05))$   
 where  $V_{aclip} = 0.239V$ ,  $I_{input} = 2.75A$

**DIS CP mode**  
 $V_{aclip} = 2.39 * ((31.6K / 514K) / ((31.6K / 514K) + (21K / 514K))) = 1.425V$   
 $I_{input} = (1 / 0.02) * ((0.05 * V_{aclip}) / (2.39 + 0.05))$   
 where  $V_{aclip} = 1.425V$ ,  $I_{input} = 4A$


**LI-3S : 13.5V --- BATT-OVP=1.5012V**  
**BATT-OVP=0.1112 \* VMB**  
**Per cell=3.5V**

Connect to EC A/D Pin.  
 <34> CHGVADJ


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				0.1
Date: Thursday, October 29, 2009		Sheet 42 of 51		





Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	<b>3VALW / 5VALW</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet 43 of 51 Rev 0.1 Date: Thursday, October 29, 2009





Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	1.5V/VCCP/0.75V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, October 29, 2009	Sheet	44	of	51



Security Classification	Compal Secret Data		Title <b>VGA_CORE/1.8VS/1.1VS</b>
Issued Date	2009/01/06	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number
Date:	Thursday, October 29, 2009	Sheet	45 of 51




Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.1VS VTT Document Number Custom Rev 0.1
Date:	Thursday, October 29, 2009	Sheet	46 of 51	



(15A, 600mils, Via NO. = 30)

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, October 29, 2009
				ISheet	47 of 51
				Rev	0.1



Clarkfield:VID(0-5):001101  
 Auburndale:VID(0-5):001110

Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Thursday, October 29, 2009	Sheet	48 of 51	



Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17				20081022	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
				Custom	<Doc>
				Date:	Thursday, October 29, 2009
				Sheet	49 of 51

NO DATE PAGE MODIFICATION LIST PURPOSE EVT TO DVT

D

D

C

C

B

B

A

A

<b><i>Compal Electronics, Inc.</i></b>			
Title			
<b><i>HW PIR</i></b>			
Size	Document Number	Rev	
B	LA-5752P	0.3	
Date:	Thursday, October 29, 2009	Sheet	50 of 51

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

<b><i>Compal Electronics, Inc.</i></b>			
Title			
<b><i>HW PIR</i></b>			
Size	Document Number	Rev	
B	LA-5751	0.3	
Date:	Thursday, October 29, 2009	Sheet	51 of 51

[www.s-manuals.com](http://www.s-manuals.com)